Assertion IP for Cache Coherency Verification
Assertion IP for Cache Coherency Verification
This presentation will discuss the concept of cache coherency, and will look at the approach to the problem of its verification. It will finally delve into the Synopsys Assertion IP product offerings that can help address this complex verification need.
Alex is an Applications Engineer working within the VC Formal team at Synopsys. He has responsibility for various Assertion IP products at Synopsys, and has also undertaken consulting projects with large customers. Previously, Alex worked at Imagination Technologies in the Power VR Group doing formal verification. Before that, he worked with Axiomise on their RISC-V verification IP. Prior to this, Alex worked in the CPU group at ARM in a variety of design and verification capacities. Alex lives in Derbyshire with his wife and 4 kids, and their cat Theo.
Видео Assertion IP for Cache Coherency Verification канала Mike Bartley
This presentation will discuss the concept of cache coherency, and will look at the approach to the problem of its verification. It will finally delve into the Synopsys Assertion IP product offerings that can help address this complex verification need.
Alex is an Applications Engineer working within the VC Formal team at Synopsys. He has responsibility for various Assertion IP products at Synopsys, and has also undertaken consulting projects with large customers. Previously, Alex worked at Imagination Technologies in the Power VR Group doing formal verification. Before that, he worked with Axiomise on their RISC-V verification IP. Prior to this, Alex worked in the CPU group at ARM in a variety of design and verification capacities. Alex lives in Derbyshire with his wife and 4 kids, and their cat Theo.
Видео Assertion IP for Cache Coherency Verification канала Mike Bartley
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
How to improve Verification debugging using DVE
Pushing forward the frontiers of formal in Arm CPUs
State of the Art in Formal Verification: Deployment and Technology
AsureSign™
A Modern Fable: The Lost Art of Processor Verification
Development and Formal Verification of Secure Updates for Embedded Systems
Insights into NMI FPGA Usage Survey of UK and Ireland
The driving forces & industry innovation in SoC analysis and verification
Applied Theorem Proving: Modelling Instruction Sets and Decompiling Machine Code
Low Power Verification of RISCV Processor
Application of AI in IC Design and Verification
SIM-V – Fast, Parallel RISC-V Simulation for Rapid Software Verification
Verification Makeover with RISC-V Processor Designs
FMEDA-driven Functional Safety Verification for Automotive Semiconductors
What Can Formal Do For Me?
A Mixed-Signal Universal Testbench for RTL/DMS/AMS (UTB)
Intelligent Mistakes in Test Automation
OSVVM in a NutShell, VHDL’s #1 Verification Methodology
Hardware-Software Co-Verification 101
GraphicsFuzz: Metamorphic Testing for Graphics Shader Compilers