A Mixed-Signal Universal Testbench for RTL/DMS/AMS (UTB)
Speaker: Peter Grove, Renesas
Speaker Biography: Peter has worked in the industry starting back in 2001 when he joined a small company called Wolfson MicroElectronics, where he was project lead for more than 15 production devices. Since then, Peter has only worked at one other company, Nujira, before joining Dialog (now Renesas) at their Edinburgh office. Peter has been with Dialog since 2014. Peter’s technical interests are mixed signal and analogue verification methodologies, design flows. Peter also is an Acellera SystemVerilog-AMS committee chair, UVM-AMS member/key contributor making sure the ‘users’ feedback on the language is considered and not what the vendors just want to support.
Abstract: Devices have become more complex meaning RNM/DMS is the only way to verify the system or device in any reasonable timescale to get the product to market.
Recorded at: DVClub Europe Conference 2022
Date: 25th October 2022
Видео A Mixed-Signal Universal Testbench for RTL/DMS/AMS (UTB) канала Mike Bartley
Speaker Biography: Peter has worked in the industry starting back in 2001 when he joined a small company called Wolfson MicroElectronics, where he was project lead for more than 15 production devices. Since then, Peter has only worked at one other company, Nujira, before joining Dialog (now Renesas) at their Edinburgh office. Peter has been with Dialog since 2014. Peter’s technical interests are mixed signal and analogue verification methodologies, design flows. Peter also is an Acellera SystemVerilog-AMS committee chair, UVM-AMS member/key contributor making sure the ‘users’ feedback on the language is considered and not what the vendors just want to support.
Abstract: Devices have become more complex meaning RNM/DMS is the only way to verify the system or device in any reasonable timescale to get the product to market.
Recorded at: DVClub Europe Conference 2022
Date: 25th October 2022
Видео A Mixed-Signal Universal Testbench for RTL/DMS/AMS (UTB) канала Mike Bartley
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
How to improve Verification debugging using DVE
Pushing forward the frontiers of formal in Arm CPUs
State of the Art in Formal Verification: Deployment and Technology
AsureSign™
A Modern Fable: The Lost Art of Processor Verification
Development and Formal Verification of Secure Updates for Embedded Systems
Insights into NMI FPGA Usage Survey of UK and Ireland
The driving forces & industry innovation in SoC analysis and verification
Applied Theorem Proving: Modelling Instruction Sets and Decompiling Machine Code
Low Power Verification of RISCV Processor
Application of AI in IC Design and Verification
Assertion IP for Cache Coherency Verification
SIM-V – Fast, Parallel RISC-V Simulation for Rapid Software Verification
Verification Makeover with RISC-V Processor Designs
FMEDA-driven Functional Safety Verification for Automotive Semiconductors
What Can Formal Do For Me?
Intelligent Mistakes in Test Automation
OSVVM in a NutShell, VHDL’s #1 Verification Methodology
Hardware-Software Co-Verification 101
GraphicsFuzz: Metamorphic Testing for Graphics Shader Compilers