Scale By The Bay 2018: Yunsup Lee, Leveraging Scala to Build Hardware at Scale
Scale By the Bay 2019 is held on November 13-15 in sunny Oakland, California, on the shores of Lake Merritt: https://scale.bythebay.io. Join us!
-----
The hardware industry needs a fundamentally different approach to keep up with the new compute needs that are required for new applications such as IoT, edge computing, machine learning, and artificial intelligence. In an era where transistor scaling has stopped, the world will need lots of custom hardware to fulfill these new compute requirements. Unfortunately, increasing developer productivity has taken a back seat in the hardware industry. In this talk, I'll show how we're leveraging Scala to build hardware productively at a high-level. I'll present our full chip development stack, which is all written in Scala. The full chip stack consists of the Chisel hardware construction domain-specific language, the Diplomacy framework for parameter negotiation, and the FIRRTL compiler that turns Chisel circuits into Verilog netlists. With our full chip stack, a hardware engineer can express a complex modern SoC (system-on-chip) with less than 30 lines of statically type-checked Scala code!
Видео Scale By The Bay 2018: Yunsup Lee, Leveraging Scala to Build Hardware at Scale канала FunctionalTV
-----
The hardware industry needs a fundamentally different approach to keep up with the new compute needs that are required for new applications such as IoT, edge computing, machine learning, and artificial intelligence. In an era where transistor scaling has stopped, the world will need lots of custom hardware to fulfill these new compute requirements. Unfortunately, increasing developer productivity has taken a back seat in the hardware industry. In this talk, I'll show how we're leveraging Scala to build hardware productively at a high-level. I'll present our full chip development stack, which is all written in Scala. The full chip stack consists of the Chisel hardware construction domain-specific language, the Diplomacy framework for parameter negotiation, and the FIRRTL compiler that turns Chisel circuits into Verilog netlists. With our full chip stack, a hardware engineer can express a complex modern SoC (system-on-chip) with less than 30 lines of statically type-checked Scala code!
Видео Scale By The Bay 2018: Yunsup Lee, Leveraging Scala to Build Hardware at Scale канала FunctionalTV
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
SF Scala: Stepan Pushkarev, Model Monitoring in Productionscale.bythebay.io: Chris Rupley & Till Bergmann, Complex Machine Learning Pipelines Made EasySF Scala: Reimagining Functional Type ClassesScale By The Bay is back!Rethink Trust 2018: Nick Kurat , Insights from Enterprise Blockchain Engineeringdata.bythebay.io: Eric Williams, What Healthcare Can Learn from Netflixscale.bythebay.io: Vladimir Bacvanski, How to Pick Your Next Streaming ArchitectureScale By The Bay 2020: Jason Swartz, TypeScript - You'll Like ItSF Scala: Evan R Sparks, Taming Large Scale Deep LearningScale By The Bay 2019: François Farquet, The Renaissance for Big Data and Parallelism with GraalVMScale By The Bay 2019: Shajan Dasan InterviewSF Scala: Michael Pilquist, fs2.ChunkQuantum Conversations VIII: Sigmoid and Quantum Machine Learning on IBM QScale By The Bay 2018: Brian Cantrill Interviewscala.bythebay.io: Ashvin Agrawal, Avrillia Floratou, Karthik Ramasamy, Twitter Heron on YARN/REEFScale By The Bay 2018: Paul Chiusano, Programming the worldwide elastic supercomputer with UnisonSF Scala: Eugene Burmako & Alex Suhan, Swift as syntactic sugar for MLIRScale By The Bay 2020: Panel: Were Microservices a Huge Mistake?scala.bythebay.io: Miles Sabin, Keynote: Typelevel in 2016Scale By The Bay 2018: Cody Allen, Shapeless Party Tricks in the EnterpriseScale By The Bay 2020: Keynote: Karthik Ramasy, Apache Pulsar @ Splunk