JTAG-Based UEFI Debug and Trace - Webinar
The IEEE Joint Test Action Group (JTAG) standards define debug, test and hardware validation technologies that are ingrained within much of today’s commercial silicon. In particular, platform debug is enabled by JTAG-based run-control (for example: halt, go, set breakpoint, single-step) and trace (for example: instruction trace, real-time UEFI “tool-hosted printf” message trace). On many systems, JTAG-based debugging is typically available from the very first instruction after CPU reset, allowing it to assist with development of early boot software that runs before any device or bus is initialized.
This presentation will provide examples on the utility of JTAG-based UEFI debug and trace on x86 platforms.
Learn more about the UEFI Forum: https://uefi.org/
Presentation slides: https://bit.ly/2KfbnFr
Follow the UEFI Forum
Twitter: https://twitter.com/UEFIForum
LinkedIn: https://www.linkedin.com/company/uefi-forum
Видео JTAG-Based UEFI Debug and Trace - Webinar канала UEFIForum
This presentation will provide examples on the utility of JTAG-based UEFI debug and trace on x86 platforms.
Learn more about the UEFI Forum: https://uefi.org/
Presentation slides: https://bit.ly/2KfbnFr
Follow the UEFI Forum
Twitter: https://twitter.com/UEFIForum
LinkedIn: https://www.linkedin.com/company/uefi-forum
Видео JTAG-Based UEFI Debug and Trace - Webinar канала UEFIForum
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
![3D NAND vs 2D NAND: What's the Difference in NAND Flash Memory?](https://i.ytimg.com/vi/Q1djdDh78PA/default.jpg)
![EEVblog #499 - What is JTAG and Boundary Scan?](https://i.ytimg.com/vi/TlWlLeC5BUs/default.jpg)
![Meet Srishty, a validation engineer in Bangalore](https://i.ytimg.com/vi/EyuWvzh2DAM/default.jpg)
![SFO15-402: Architecture & Use of “openCSD” ARM CoreSight Trace decode library](https://i.ytimg.com/vi/4QjG4vr3-QQ/default.jpg)
![36C3 - The One Weird Trick SecureROM Hates](https://i.ytimg.com/vi/DxoL2azQ3Io/default.jpg)
![[2020] Debugging KVM Using Intel DCI Technology by Raymond Zhang](https://i.ytimg.com/vi/9Ur8YLQcCTw/default.jpg)
![Boundary Scan Basic Tutorial](https://i.ytimg.com/vi/PdHkb7yGQXI/default.jpg)
![Webinar #10: Post Silicon Testing and Qualification, Shankaranarayan Bhat, Intel](https://i.ytimg.com/vi/7FEjNUQrFWU/default.jpg)
![Negotiate for job in Engineering, tips to get a great job offer](https://i.ytimg.com/vi/IW6hj5cu_nQ/default.jpg)
![coreboot Internals: Aaron Durbin](https://i.ytimg.com/vi/7YUXr1MH9d4/default.jpg)
![IEEE Std. 1149.1: advantages and applications of boundary-scan](https://i.ytimg.com/vi/ZkvdVkRCJM0/default.jpg)
![The Essential Details of ESP32 Hardware Debugging](https://i.ytimg.com/vi/eEzgwCbIbyM/default.jpg)
![Test- Validation Engineer](https://i.ytimg.com/vi/cYwL9KlxEwk/default.jpg)
![Tutorial 2: Debug a C program in MDK-Keil](https://i.ytimg.com/vi/w4gPcYRk9o8/default.jpg)
![What is JTAG and why use it? (FULL Presentation)](https://i.ytimg.com/vi/uQs32JjZrhs/default.jpg)
![Iphone GDB with OpenOCD with LambdaConcept Bonobo Cable !](https://i.ytimg.com/vi/wpQNxKMn2tw/default.jpg)
![Clock in Digital Electronics | Clock Synchronization & Control in Sequential Circuits](https://i.ytimg.com/vi/oNkIpZoP7FM/default.jpg)
![Goodbye PXE, Hello HTTP Boot](https://i.ytimg.com/vi/EjJUBxM7pNM/default.jpg)
![Embedded Recipes 2019 - Introduction to JTAG debugging](https://i.ytimg.com/vi/3EVRL1CGMEo/default.jpg)
![Starting with JTAG Hacking](https://i.ytimg.com/vi/T2vSlsbw-QE/default.jpg)