sv part12

*In SystemVerilog, functions and tasks are reusable procedural blocks that modularize code, improve readability, and eliminate repetition in both RTL design and verification environments. A function executes zero simulation time, cannot contain timing control statements such as #, @, or wait, and always returns a single value through its function name, making it ideal for combinational calculations, arithmetic operations, data conversions, parity generation, CRC computation, address decoding, and utility routines. In contrast, a task can consume simulation time, supports timing controls, event controls, delays, and synchronization constructs, and can return multiple values using output or inout arguments, making it suitable for complex operations such as protocol transactions, packet generation, memory read/write operations, clock and reset generation, stimulus creation, handshaking, and bus functional models (BFMs). Both functions and tasks can accept input, output, inout, and ref arguments (functions typically use input and ref), support automatic or static storage, and can be defined inside modules, interfaces, packages, classes, and programs. Together, functions and tasks are fundamental building blocks in SystemVerilog that promote modular, reusable, maintainable, and efficient code, and are extensively used in RTL design, testbenches, UVM components, scoreboards, drivers, monitors, reference models, and verification utilities*

Видео sv part12 канала vn dv pathshala