BM-310 Small and Efficient MCU Core - Alexander Kozlov, CloudBEAR
BM-310 Small and Efficient MCU Core - Alexander Kozlov, CloudBEAR
In this talk, we will provide a detailed feature description of small and efficient microcontroller core BM-310 including supported extensions, pipeline options for performance/efficiency tradeoffs, memory subsystem, interrupt control, power management, and debug capabilities.
Видео BM-310 Small and Efficient MCU Core - Alexander Kozlov, CloudBEAR канала RISC-V International
In this talk, we will provide a detailed feature description of small and efficient microcontroller core BM-310 including supported extensions, pipeline options for performance/efficiency tradeoffs, memory subsystem, interrupt control, power management, and debug capabilities.
Видео BM-310 Small and Efficient MCU Core - Alexander Kozlov, CloudBEAR канала RISC-V International
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
Privileged ISA
RISC-V Bay Area Meetup: Applications - Motor Control Applications, Onno Martens, Trinamic
Krste Asanovic - RISC-V: Instruction Sets Want To Be Free, MeetBSD 2016
Accelerating Computational Storage Over NVMe with RISC V
4 9 30am SiFive FE300 and low cost HiFive Development Board Jack Kang, SiFive
If We Get RISC-V Security Right, It Will Become the Dominant Processor in the $470B IoT Market
Building Secure Systems using RISC V and Rust
RISC-V Summit 2019: 8 Code Size of RISC V versus ARM using the Embench™ 0 5 Benchmark Suite
TileLink: A Free And Open Source, High Performance Scalable Cache Coherent Fabric Designed...
RISC-V IOMMU Architecture Overview - Perrine Peresse
HiFive Unleashed: World's First Multi-Core RISC-V Linux Dev Board
Tues1215 - GRVI Phalanx A Massively Parallel RISC-V FPGA Accelerator - Jan Gray, Gray Research
RISC-V "Rocket Chip" SoC Generator in Chisel - 1st RISC-V Workshop
Wed1015 - RISC-V Photonic Processor - Chen Sun, UC Berkeley
State of the Union: RISC-V
Wednesday 11 00am Keynote Address Impedance Matching Expectations Between RISC V and the Open Har
Fast Interrupts for RISC-V
Tuesday @ 1130 ISA Shootout – a Comparison of RISC V, ARM, and x86 Chris Celio, UC Berkeley V2
Panel: Evolving a RISC-V Based Ecosystem in India