A Low-Latency Library in FPGA Hardware for High-Frequency Trading
In this video, John Lockwood from Alto-Logic presents: A Low-Latency Library in FPGA Hardware for High-Frequency Trading (HFT). Recorded at the Hot Interconnects 2012 conference in Santa Clara.
"Current High-Frequency Trading (HFT) platforms are typically implemented in software on computers with high-performance network adapters. The high and unpredictable latency of these systems has led the trading world to explore alternative "hybrid" architectures with hardware acceleration. In this paper, we describe how FPGAs are being used in electronic trading to approach the goal of zero latency. We present an FPGA IP library which implements networking, I/O, memory interfaces and financial protocol parsers. The library provides pre-built infrastructure which accelerates the development and verification of new financial applications. We have developed an example financial application using the IP library on a custom 1U FPGA appliance. The application sustains 10Gb/s Ethernet line rate with a fixed end-to-end latency of 1μ - up to two orders of magnitude lower than comparable software implementations."
Learn more at: http://hoti.org
Keep up with daily supercomputing news: http://insidehpc.com
Видео A Low-Latency Library in FPGA Hardware for High-Frequency Trading канала insideHPC Report
"Current High-Frequency Trading (HFT) platforms are typically implemented in software on computers with high-performance network adapters. The high and unpredictable latency of these systems has led the trading world to explore alternative "hybrid" architectures with hardware acceleration. In this paper, we describe how FPGAs are being used in electronic trading to approach the goal of zero latency. We present an FPGA IP library which implements networking, I/O, memory interfaces and financial protocol parsers. The library provides pre-built infrastructure which accelerates the development and verification of new financial applications. We have developed an example financial application using the IP library on a custom 1U FPGA appliance. The application sustains 10Gb/s Ethernet line rate with a fixed end-to-end latency of 1μ - up to two orders of magnitude lower than comparable software implementations."
Learn more at: http://hoti.org
Keep up with daily supercomputing news: http://insidehpc.com
Видео A Low-Latency Library in FPGA Hardware for High-Frequency Trading канала insideHPC Report
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
Enabling Applications to Exploit SmartNICs and FPGAsHigh-Performance MPI Library with SR-IOV and SLURM for Virtualized InfiniBand ClustersiPad Configured for Remote HPCNEC Accelerates HPC with Vector Computing at ISC 2018Cray Sonexion Storage Takes Lustre to Infinite ScaleDAOS: Scale-Out Software-Defined Storage for HPC/Big Data/AI ConvergencePerlmutter: a 2020 Pre-Exascale GPU-Accelerated System for NERSCOptics for the Cloud – A New Approach to Data Centre TechnologyManaging Genomics Data with DDN at the Sanger InstitutePerformance of a Task-Parallel PGAS Programming Model using OpenSHMEM and UCXClusterStor 1500 Storage Appliance for Big DataPanel Discussion: The Convergence of AI and HPCHow DMTF and Redfish Ease System AdministrationHow AI is Reshaping HPCArchitecting Flash for Scale and Performance in HPCManaging HPC Software Complexity with SpackIPOIB AccelerationE4-ARKA: ARM64+GPU+IB is Now HereKx Streaming Analytics Demo Easily Crunches 1.2 Billion NYC Taxi Data points using Intel Xeon PhiNEC Steps up with SX-Aurora Vector Engine for HPCAn Update on CXL Specification Advancements