Verilog: Structural Dataflow

Gives a brief overview how structural code can be used to model circuits within Verilog, using both gate primitives such as and and not, as well as symbols such as & and !.

Видео Verilog: Structural Dataflow канала Jonathan Currie