Marvell at DesignCon 2024 achieving an SNDR of nearly 32 through 1.6Tbps DSP
High performance in AI depends on low latency, and low latency depends in part on efficient signaling over the cables connecting systems. John Calvin of @Keysight Technologies shows a 1.6Tbps DSP from @Marvell Technology achieving an SNDR (signal to noise distortion ratio) of nearly 32 (i.e. extremely good at this stage of 1.6T development.) It’s a real-time demo with Keysight sampling data every few picoseconds.
Видео Marvell at DesignCon 2024 achieving an SNDR of nearly 32 through 1.6Tbps DSP канала Marvell Technology
Видео Marvell at DesignCon 2024 achieving an SNDR of nearly 32 through 1.6Tbps DSP канала Marvell Technology
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
Future Proof IO – Fiber Channel or iSCSI? | Lightboard Session 7Future Careers: Women in STEMWhat Makes Marvell: Steve Eustis | Global Earth Week | Marvell TechnologyWhat is Storage Networking wSemiconductor Innovation: The Impact on Telecommunication (part 1)How to enable RDMA on MS Azure Stack HCI V10_22 | Marvell SemiconductorWhat Makes Marvell: Daniel Storaska | Global Earth Week | Marvell TechnologyCOLORZ II ZR+ Demo Video | Christopher Wong | Marvell TechnologyInternational Women's Day 2022 | Marvell TechnologyNVMe over Fabrics | Marvell Technologies | QLogic | FibreChannelCareer Journey at Marvell by Nitzan Dror, Switch ASIC Engineer, IsraelCloud-Optimized Storage and MemoryMarvell and Nokia Executive Interview at MWC 2023Getting More Value with QLogic Fibre Channel | Marvell Technologies | QLogic | FibreChannelPAM4 DSPs for Global Network Infrastructure | Marvell TechnologyAI making engineering exciting again. Chris Koopmans at SixFive Summit.Marvell 2021 Summer Intern ProgramAutomotive Ethernet Congress 2021 Presentation with Dance Wu & Cliff Fung | Marvell SemiconductorDell Promotes vRAN Leadership with Marvell 5G Silicon | Marvell TechnologyMarvell Technology Vermont - Design the future with us!