Pineapple One: an open-source discrete 32-bit RISC-V CPU
Presented by Filip Szkandera
This talk will be about a 32-bit homemade RISC-V CPU, made only out of discrete logic components and memories. There are no FPGAs nor any microcontrollers used and the whole project can be found on GitHub as open-source. The goal of this project is to introduce more people to RISC-V with a CPU that can be build by anybody who can solder. The presentation will be supplemented by a live demo of the CPU as well as some plans for the upcoming version.
Filip Szkandera is a student of Higher School and Secondary School of Electrotechnical Engineering in Olomouc, Czech Republic. He is interested in electronics, especially in building his own CPU(s). He is 19 years old.
Видео Pineapple One: an open-source discrete 32-bit RISC-V CPU канала British Computer Society Open Source Specialists
This talk will be about a 32-bit homemade RISC-V CPU, made only out of discrete logic components and memories. There are no FPGAs nor any microcontrollers used and the whole project can be found on GitHub as open-source. The goal of this project is to introduce more people to RISC-V with a CPU that can be build by anybody who can solder. The presentation will be supplemented by a live demo of the CPU as well as some plans for the upcoming version.
Filip Szkandera is a student of Higher School and Secondary School of Electrotechnical Engineering in Olomouc, Czech Republic. He is interested in electronics, especially in building his own CPU(s). He is 19 years old.
Видео Pineapple One: an open-source discrete 32-bit RISC-V CPU канала British Computer Society Open Source Specialists
Показать
Комментарии отсутствуют
Информация о видео
21 июля 2021 г. 14:35:52
00:25:15
Другие видео канала
![The HPC Certification Forum: An Open and Free Certification for HPC – A Good Model for OSS?](https://i.ytimg.com/vi/KYn93Rsllvg/default.jpg)
![Open source Software in Automotive: A point of view from the car industry](https://i.ytimg.com/vi/KmkhPS4XWq4/default.jpg)
![Accelerating Neural Networks using RISC-V and Open Standard Software](https://i.ytimg.com/vi/O_d9BvrMrMo/default.jpg)
![CFU Playground: Model-specific Acceleration on FPGAs](https://i.ytimg.com/vi/kRTs6B-kEOE/default.jpg)
![A simple extension to CV32E40P to accelerate AI inference](https://i.ytimg.com/vi/iNeHMnM17vs/default.jpg)
![Concept to Silicon Tape out using OpenPOWER Cores](https://i.ytimg.com/vi/FIn1g1jfdVk/default.jpg)
![OpenPower Foundation Community and Academic Discussion Group Intro](https://i.ytimg.com/vi/pA9Nv0Uv-VU/default.jpg)
![The Security Risk of Using Open Source Software](https://i.ytimg.com/vi/-I0xULFu3io/default.jpg)
![Introduction to the RISC-V Evening](https://i.ytimg.com/vi/17bJNEeNNhk/default.jpg)
![Marketing in Open Source](https://i.ytimg.com/vi/fWpaKnOoe9U/default.jpg)
![The RISC-V Online Tutor](https://i.ytimg.com/vi/KVLGSotntBM/default.jpg)
![Porting the GNU CORE-V Toolchain](https://i.ytimg.com/vi/RT0GqJySnBc/default.jpg)
![The Wally RISC-V Core: The trials and tribulations of benchmarking - Part 1](https://i.ytimg.com/vi/aiR0PU23rRI/default.jpg)
![Opening up Britain’s transport data](https://i.ytimg.com/vi/XNDuX5gUXlE/default.jpg)
![12 things everyone needs to know about data](https://i.ytimg.com/vi/LLzbPRpesZg/default.jpg)
![Making the case for open with Governments](https://i.ytimg.com/vi/FPnuPYrIuow/default.jpg)
![Developing Diosix: An open-source RISC-V bare-metal hypervisor from scratch in Rust](https://i.ytimg.com/vi/Czd9AspXWUc/default.jpg)
![2021 - Annual General Meeting (AGM) of the OSSG](https://i.ytimg.com/vi/jEdvYmUv-Eo/default.jpg)
![Julia – A fresh approach to numerical computing](https://i.ytimg.com/vi/zQVICcl3OXw/default.jpg)
![Accelerating cryptography with the XCrypto instruction set extension](https://i.ytimg.com/vi/DsnPgpYCbig/default.jpg)
![Tekton pipeline based VM provisioning in Kubernetes cluster.](https://i.ytimg.com/vi/spCFJYVoChw/default.jpg)