Synthesis | VLSI Physical Design Interactive Sessions | Coffee with Concepts Session 3

Welcome back to LogIC SoC! In Session 3 of our interactive Physical Design series, mentor Jignesh Patel explains the critical stage of Synthesis, often considered the "Heart and Soul" of Physical Design.

Serving as the essential bridge between the high-level design abstract (RTL) and physical implementation, this session breaks down how synthesis translates logic into a technology-dependent gate-level netlist while building the foundation for timing closure.

🔍 What We Cover in This Session:
The Logic Synthesis Flow: A step-by-step look at Inputs (RTL, .lib files, design constraints, UPF), Elaboration, Mapping (Generic & Technology), and Optimization.

Targeting PPA: How the design is strictly optimized to meet Power, Performance, and Area goals.

Advanced Optimization Techniques: Deep dives into Combinational/Sequential Merging, Multi-Bit Flip-Flops, and Retiming to achieve better PPA in advanced semiconductor nodes.

📢 Credit & Acknowledgments:
Recorded during an interactive 'Coffee with Concepts' session; special thanks to Isha Sood for permission to share.
🚀 Join Our Community & Learn More
Subscribe to LogIC SoC: https://www.youtube.com/@LogICSoC

Join our Telegram Group for VLSI Resources & Discussions: https://t.me/LogICSoC

Follow us on LinkedIn: https://www.linkedin.com/company/logicsoc

If you found Jignesh Patel's breakdown valuable, please give this video a 👍, drop your synthesis questions in the comments below, and make sure to hit the 🔔 icon so you don't miss our next session!

#VLSI #ASICSynthesis #PhysicalDesign #LogicSynthesis #LogICSoC #CoffeeWithConcepts #PPAOptimization #Semiconductor

Видео Synthesis | VLSI Physical Design Interactive Sessions | Coffee with Concepts Session 3 канала LogIC SoC