Dynamic Power Dissipation - Activity Factor Problem - Part I | Know - How
This video on "Know-How" series helps you to understand the factors contributing the dynamic power dissipation. Activity factor being one of the major contributor to dynamic power dissipation, this video helps to estimate the switching probabilities and activity factor of basic logic gates (AND, NAND, OR, NOR, XOR & XNOR). To understand the basic working principle of dynamic CMOS design watch the video link shared below:
https://youtu.be/BOUOHTDGSnE
https://youtu.be/sWI-EvGa294
TimeCodes
Overview of Dynamic Power Dissipation: (0:00)
Switching Probability & Activity Factor: (05:29)
For AND2 gate: (06:41)
For NAND2 gate: (10:56)
For OR2 gate: (14:39)
For NOR2 gate: (16:04)
For XOR2 gate: (16:51)
For XNOR2 gate: (17:31)
Summary - Switching Probabilities: (17:51)
Summary - Activity Factor: (17:57)
Видео Dynamic Power Dissipation - Activity Factor Problem - Part I | Know - How канала Electronics Insight
https://youtu.be/BOUOHTDGSnE
https://youtu.be/sWI-EvGa294
TimeCodes
Overview of Dynamic Power Dissipation: (0:00)
Switching Probability & Activity Factor: (05:29)
For AND2 gate: (06:41)
For NAND2 gate: (10:56)
For OR2 gate: (14:39)
For NOR2 gate: (16:04)
For XOR2 gate: (16:51)
For XNOR2 gate: (17:31)
Summary - Switching Probabilities: (17:51)
Summary - Activity Factor: (17:57)
Видео Dynamic Power Dissipation - Activity Factor Problem - Part I | Know - How канала Electronics Insight
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
![Dynamic Power Dissipation - Activity Factor Problem - Part II | Know - How](https://i.ytimg.com/vi/yjpE1xVexRo/default.jpg)
![NMOS Transistor - Regions of Operation - Cut - Off, Linear, Saturation | Know - How](https://i.ytimg.com/vi/0dxqzVHH604/default.jpg)
![Pass Transistor Logic (PTL) - Part - 2 | Learn before you solve](https://i.ytimg.com/vi/iQEEVu70vyA/default.jpg)
![Stick Diagram - Boolean Logic Function - Euler's Method - Part III | Know - How](https://i.ytimg.com/vi/_Dy3rvtATG0/default.jpg)
![ECE 165 - Lecture 9: Energy and Power in Digital CMOS Circuits (2021)](https://i.ytimg.com/vi/pQtx31Srqvg/default.jpg)
![Power Dissipation in CMOS Circuits | Back To Basics](https://i.ytimg.com/vi/yn5KlSuq8uw/default.jpg)
![Power Gating and Mother/Daughter cells in VLSI](https://i.ytimg.com/vi/O6HzFuOXvIg/default.jpg)
![nMOS passes "Strong 0" | pMOS passes "Strong 1" | Know How](https://i.ytimg.com/vi/--fFzh5jxE8/default.jpg)
![Lecture 11.2 - Dynamic Power](https://i.ytimg.com/vi/kF0EKvghYRc/default.jpg)
![Layout Diagram - Boolean Logic - Layout Area - Part II | Know - How](https://i.ytimg.com/vi/slXuYOXxYkE/default.jpg)
![DC Transfer Characteristics of CMOS Inverter | VTC Graph | Know - How](https://i.ytimg.com/vi/l2FS6lfIoW8/default.jpg)
![Layout Diagram - Design Rules - Part I | Know - How](https://i.ytimg.com/vi/Xgq0xymjYKQ/default.jpg)
![Switching activity](https://i.ytimg.com/vi/-mrLx5IE0QE/default.jpg)
![Partitioning](https://i.ytimg.com/vi/O9guSe5_tG0/default.jpg)
![Design of Unsigned 4 X 4 - Array Multiplier - Part I | Know - How](https://i.ytimg.com/vi/MLbm1AMjSxs/default.jpg)
![Low Power VLSI Design](https://i.ytimg.com/vi/TFOO1JAll2Y/default.jpg)
![CMOS Inverter, Voltage Transfer Characteristics of CMOS Inverter, Working & Circuit of CMOS Inverter](https://i.ytimg.com/vi/wcz1vHHI_dw/default.jpg)
![UPF | What is Unified Power Format in VLSI | Episode-1](https://i.ytimg.com/vi/zskN_VQ1cdM/default.jpg)
![Dynamic Cmos design](https://i.ytimg.com/vi/XeTY1J8Hnt8/default.jpg)
![Charge Sharing in Dynamic CMOS, Solution of Charge Sharing in Dynamic CMOS, Dynamic CMOS](https://i.ytimg.com/vi/U-B5opHc-6M/default.jpg)