- Популярные видео
- Авто
- Видео-блоги
- ДТП, аварии
- Для маленьких
- Еда, напитки
- Животные
- Закон и право
- Знаменитости
- Игры
- Искусство
- Комедии
- Красота, мода
- Кулинария, рецепты
- Люди
- Мото
- Музыка
- Мультфильмы
- Наука, технологии
- Новости
- Образование
- Политика
- Праздники
- Приколы
- Природа
- Происшествия
- Путешествия
- Развлечения
- Ржач
- Семья
- Сериалы
- Спорт
- Стиль жизни
- ТВ передачи
- Танцы
- Технологии
- Товары
- Ужасы
- Фильмы
- Шоу-бизнес
- Юмор
Huawei’s New 3D Logic Folding Could Change Semiconductor Industry Forever | The Future Beyond 2nm?
Playlist-6_Episode-29_Shorts_Split-08-11:
Summary: 🇨🇳 Huawei has unveiled a new semiconductor scaling concept called “Tau (τ) Scaling” along with a new 3D “LogicFolding” chip architecture — and the global semiconductor industry is paying close attention.
For decades, chipmakers improved performance mainly by shrinking transistors:
14nm → 7nm → 5nm → 3nm → 2nm
But now physics itself is becoming a major challenge:
⚠️ Electron leakage
⚠️ Quantum tunneling
⚠️ Heat density
⚠️ Interconnect delay
⚠️ Power inefficiency
NVIDIA CEO Jensen Huang has repeatedly stated that Moore’s Law is slowing down or reaching practical limits. Huawei now proposes a completely different approach:
👉 Instead of only shrinking transistors, reduce signal delay inside chips.
In this video, we explain:
🔹 What is Huawei’s Tau Scaling Law?
🔹 What is 3D LogicFolding Architecture?
🔹 How modern chips are physically designed
🔹 Why interconnects are becoming the biggest bottleneck
🔹 Difference between traditional 2D planar chips vs Huawei’s folded 3D architecture
🔹 Existing similar technologies from Intel, TSMC, Samsung, IBM, imec & others
🔹 Why this matters for AI chips, GPUs & future computing
🔹 Can China bypass EUV lithography limitations?
🔹 Is this truly revolutionary or mostly marketing?
We also compare Huawei’s concept with:
✅ FinFET / GAAFET
✅ 3D NAND
✅ Intel Foveros
✅ TSMC CoWoS
✅ Monolithic 3D ICs
✅ CFET Vertical Transistors
📌 The key idea:
Huawei claims future chip performance may come from reducing signal travel time (τ delay) instead of only shrinking transistor size.
📚 Sources & References:
-https://www.reuters.com/world/asia-pacific/huawei-proposes-new-path-chip-development-amid-us-sanctions-2026-05-25/
-https://www.huawei.com/en/news/2026/5/ieee-iscas-tau-scaling
-https://www.tomshardware.com/tech-industry/semiconductors/huawei-claims-sanctions-busting-breakthrough-with-1-4nm-class-chips-by-2031-claims-55-percent-higher-transistor-density-firm-claims-new-logicfolding-chip-architecture-can-bypass-euv-restrictions-introduces-tau-scaling-law-to-replace-moores-law
-https://www.youtube.com/watch?v=4a-KfIcpUvI
-https://www.instagram.com/huawei/reel/DYzGXC-jP6N/
https://www.huaweicentral.com/huawei-reveals-mate-90-series-launch--date/
-https://byjus.com/physics/quantum-tunnelling/
-https://www.reddit.com/r/AskEngineers/comments/16urgj2/if_5nm_is_the_quantum_tunnelling_limit_how_is/
-https://www.scmp.com/
-https://iscas2026.org/
SEO:
Huawei Tau Scaling, Huawei LogicFolding, Huawei semiconductor breakthrough, Huawei 3D chip architecture, Tau Scaling explained, LogicFolding architecture explained, Huawei post Moore law, Moore's Law ending, Jensen Huang Moore's Law, NVIDIA CEO Moore's Law dead, 2nm transistor problems, quantum tunneling transistors, semiconductor future technology, Huawei AI chips, future of semiconductors, Huawei chip innovation, Huawei vs TSMC, Huawei vs NVIDIA, Huawei vs Intel, interconnect delay semiconductor, RC delay chips, advanced packaging semiconductor, Intel Foveros explained, TSMC CoWoS explained, Samsung 3D stacking, CFET transistors, Monolithic 3D IC, 3D NAND explained, AI GPU architecture, post Moore semiconductor era, semiconductor documentary, GP Tech Stories in Kannada
Tags:
#huawei, #TauScaling, #LogicFolding, #Semiconductor, #AI, #NVIDIA, #TSMC, #Intel, #Samsung, #MooresLaw, #JensenHuang, #3DChips, #ChipTechnology, #GPU, #QuantumTunneling, #AdvancedPackaging, #Semiconductors, #ChinaTech, #AIChips, #TechNews, #FutureTech, #3DIC, #Foveros, #CoWoS, #CFET, #3DNAND, #Monolithic3DIC, #GPTechStoriesinKannada
Subscribe/Follow:
✅Official Channel Links:
Youtube: https://www.youtube.com/@GPTechStoriesInKannada
Youtube: https://www.youtube.com/@GPTravelStoriesANDVlogs
Instagram: https://www.instagram.com/gptechstoriesinkannada/
Facebook: https://www.facebook.com/GPTechStoriesInKannada/
LinkedIn: https://www.linkedin.com/company/gp-tech-stories-in-kannada/
X-Twitter: https://x.com/GPTechStoriesIn
✅Personal Channel Links:
Youtube/Instagram/Facebook/LinkedIn/X-Twitter: Ganesh Prasad Eswara Kolekar
✅Contact Email: gptechstories@Gmail.Com
Видео Huawei’s New 3D Logic Folding Could Change Semiconductor Industry Forever | The Future Beyond 2nm? канала GP Tech Stories in Kannada
Summary: 🇨🇳 Huawei has unveiled a new semiconductor scaling concept called “Tau (τ) Scaling” along with a new 3D “LogicFolding” chip architecture — and the global semiconductor industry is paying close attention.
For decades, chipmakers improved performance mainly by shrinking transistors:
14nm → 7nm → 5nm → 3nm → 2nm
But now physics itself is becoming a major challenge:
⚠️ Electron leakage
⚠️ Quantum tunneling
⚠️ Heat density
⚠️ Interconnect delay
⚠️ Power inefficiency
NVIDIA CEO Jensen Huang has repeatedly stated that Moore’s Law is slowing down or reaching practical limits. Huawei now proposes a completely different approach:
👉 Instead of only shrinking transistors, reduce signal delay inside chips.
In this video, we explain:
🔹 What is Huawei’s Tau Scaling Law?
🔹 What is 3D LogicFolding Architecture?
🔹 How modern chips are physically designed
🔹 Why interconnects are becoming the biggest bottleneck
🔹 Difference between traditional 2D planar chips vs Huawei’s folded 3D architecture
🔹 Existing similar technologies from Intel, TSMC, Samsung, IBM, imec & others
🔹 Why this matters for AI chips, GPUs & future computing
🔹 Can China bypass EUV lithography limitations?
🔹 Is this truly revolutionary or mostly marketing?
We also compare Huawei’s concept with:
✅ FinFET / GAAFET
✅ 3D NAND
✅ Intel Foveros
✅ TSMC CoWoS
✅ Monolithic 3D ICs
✅ CFET Vertical Transistors
📌 The key idea:
Huawei claims future chip performance may come from reducing signal travel time (τ delay) instead of only shrinking transistor size.
📚 Sources & References:
-https://www.reuters.com/world/asia-pacific/huawei-proposes-new-path-chip-development-amid-us-sanctions-2026-05-25/
-https://www.huawei.com/en/news/2026/5/ieee-iscas-tau-scaling
-https://www.tomshardware.com/tech-industry/semiconductors/huawei-claims-sanctions-busting-breakthrough-with-1-4nm-class-chips-by-2031-claims-55-percent-higher-transistor-density-firm-claims-new-logicfolding-chip-architecture-can-bypass-euv-restrictions-introduces-tau-scaling-law-to-replace-moores-law
-https://www.youtube.com/watch?v=4a-KfIcpUvI
-https://www.instagram.com/huawei/reel/DYzGXC-jP6N/
https://www.huaweicentral.com/huawei-reveals-mate-90-series-launch--date/
-https://byjus.com/physics/quantum-tunnelling/
-https://www.reddit.com/r/AskEngineers/comments/16urgj2/if_5nm_is_the_quantum_tunnelling_limit_how_is/
-https://www.scmp.com/
-https://iscas2026.org/
SEO:
Huawei Tau Scaling, Huawei LogicFolding, Huawei semiconductor breakthrough, Huawei 3D chip architecture, Tau Scaling explained, LogicFolding architecture explained, Huawei post Moore law, Moore's Law ending, Jensen Huang Moore's Law, NVIDIA CEO Moore's Law dead, 2nm transistor problems, quantum tunneling transistors, semiconductor future technology, Huawei AI chips, future of semiconductors, Huawei chip innovation, Huawei vs TSMC, Huawei vs NVIDIA, Huawei vs Intel, interconnect delay semiconductor, RC delay chips, advanced packaging semiconductor, Intel Foveros explained, TSMC CoWoS explained, Samsung 3D stacking, CFET transistors, Monolithic 3D IC, 3D NAND explained, AI GPU architecture, post Moore semiconductor era, semiconductor documentary, GP Tech Stories in Kannada
Tags:
#huawei, #TauScaling, #LogicFolding, #Semiconductor, #AI, #NVIDIA, #TSMC, #Intel, #Samsung, #MooresLaw, #JensenHuang, #3DChips, #ChipTechnology, #GPU, #QuantumTunneling, #AdvancedPackaging, #Semiconductors, #ChinaTech, #AIChips, #TechNews, #FutureTech, #3DIC, #Foveros, #CoWoS, #CFET, #3DNAND, #Monolithic3DIC, #GPTechStoriesinKannada
Subscribe/Follow:
✅Official Channel Links:
Youtube: https://www.youtube.com/@GPTechStoriesInKannada
Youtube: https://www.youtube.com/@GPTravelStoriesANDVlogs
Instagram: https://www.instagram.com/gptechstoriesinkannada/
Facebook: https://www.facebook.com/GPTechStoriesInKannada/
LinkedIn: https://www.linkedin.com/company/gp-tech-stories-in-kannada/
X-Twitter: https://x.com/GPTechStoriesIn
✅Personal Channel Links:
Youtube/Instagram/Facebook/LinkedIn/X-Twitter: Ganesh Prasad Eswara Kolekar
✅Contact Email: gptechstories@Gmail.Com
Видео Huawei’s New 3D Logic Folding Could Change Semiconductor Industry Forever | The Future Beyond 2nm? канала GP Tech Stories in Kannada
Huawei Tau Scaling Huawei LogicFolding Huawei 3D chips Moore's Law dead Jensen Huang semiconductor 2nm transistor limits quantum tunneling AI chip future semiconductor future Intel Foveros TSMC CoWoS Samsung 3D stacking CFET research Monolithic 3D ICs 3D NAND Huawei chip architecture advanced packaging post Moore law semiconductor technology AI GPUs interconnect delay RC delay chip stacking GP Tech Stories in Kannada
Комментарии отсутствуют
Информация о видео
31 мая 2026 г. 18:00:31
00:02:00
Другие видео канала


![[Medical Devices - 5] Stanford BioDesign & Design Thinking Process Explained | Healthcare Innovation](https://i.ytimg.com/vi/g83NcTgTNMY/default.jpg)














![[Review - 01] Nandini Idli Dosa Batter ನಂದಿನಿ ಇಡ್ಲಿ ದೋಸೆ ಹಿಟ್ಟು by GP Tech Stories in Kannada](https://i.ytimg.com/vi/mlUpmBAJmEo/default.jpg)


![[Podcast - 04] Artificial Intelligence, Privacy and Job Cuts Podcast in Kannada | ಕೃತಕ ಬುದ್ಧಿವಂತಿಕೆ](https://i.ytimg.com/vi/57Ql5qhIrws/default.jpg)
