Dynamic Random Access Memory (DRAM). Part 5: DIMM Organisation
This is the fifth in a series of computer science videos is about the fundamental principles of Dynamic Random Access Memory, DRAM, and the essential concepts of DRAM operation. This video explains how a memory module can be built using large rectangular arrays of memory cells which maximize the available space. It then explains how a memory module is able to read or write a byte of data, rather than just a single bit, by having multiple arrays of cells arranged in banks. It continues by showing how multiple banks can be incorporated into a single chip, and how multiple chips can be placed onto a single dual inline memory module, that is, a DIMM. The concept of ranks of memory chips is also mentioned. The purpose of a memory channel between the DIMM and the memory controller is introduced, including the principles of quad channel mode and dual channel mode.
Видео Dynamic Random Access Memory (DRAM). Part 5: DIMM Organisation канала Computer Science
Видео Dynamic Random Access Memory (DRAM). Part 5: DIMM Organisation канала Computer Science
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
![Dynamic Random Access Memory (DRAM). Part 6: Burst Mode and Bank Interleaving](https://i.ytimg.com/vi/9BjVUmaXaCQ/default.jpg)
![Dynamic Random Access Memory (DRAM). Part 7: Memory Address Mapping](https://i.ytimg.com/vi/8Ha1Zd0T1r0/default.jpg)
![Making Memory Chips – Process Steps](https://i.ytimg.com/vi/M-wNC3Z3ZX4/default.jpg)
![CS6810 -- Lecture 48. Lectures on Memory Systems.](https://i.ytimg.com/vi/DiCxUs5cj2U/default.jpg)
![Dynamic Random Access Memory (DRAM). Part 1: Memory Cell Arrays](https://i.ytimg.com/vi/I-9XWtdW_Co/default.jpg)
![YCbCr and RGB Colour](https://i.ytimg.com/vi/3dET-EoIMM8/default.jpg)
![L34x-Memory-IV (Dynamic Random Access Memory, DRAM)](https://i.ytimg.com/vi/PYgROhzMIgI/default.jpg)
![RAM Explained - Random Access Memory](https://i.ytimg.com/vi/PVad0c2cljo/default.jpg)
![Zoom Into a Microchip](https://i.ytimg.com/vi/Fxv3JoS1uY8/default.jpg)
![Database Transactions (ACID)](https://i.ytimg.com/vi/5Pia4UFuMKo/default.jpg)
![Different Types of DRAM: SDRAM/DDR1/DDR2/DDR3/DDR4/LPDDR/GDDR](https://i.ytimg.com/vi/DLM20pWqMyU/default.jpg)
![Symmetric Key Cryptography: The Rail Fence Cipher](https://i.ytimg.com/vi/wKjRwJTXQH4/default.jpg)
![Here’s How We Could Store Data on a Single Atom](https://i.ytimg.com/vi/7FYmHy85A7I/default.jpg)
![What is DIMM (Dual In-line Memory Module)?](https://i.ytimg.com/vi/SjkJc8cVF_c/default.jpg)
![Dynamic Random Access Memory (DRAM). Part 3: Binary Decoders](https://i.ytimg.com/vi/xPCDiEglo98/default.jpg)
![Lecture 25 - Main Memory and DRAM Basics - Carnegie Mellon - Computer Architecture 2013 - Onur Mutlu](https://i.ytimg.com/vi/ZLCy3pG7Rc0/default.jpg)
![Different Types of Memory](https://i.ytimg.com/vi/sLMte0Qu-0I/default.jpg)
![ZYNQ Training - Using the DRAM Controller on the ZYNQ PL](https://i.ytimg.com/vi/yJjYSlNvXpk/default.jpg)