Interfacing FPGAs with DDR Memory - Phil's Lab #115
How to determine FPGA pin-out of DDR interface, connect FPGA to DDR memory module, using Vivado and Memory Interface Generator (MIG) tools (Spartan-7). Including schematic and PCB design tips. PCBWay https://www.pcbway.com
[SUPPORT]
Hardware design courses: https://phils-lab-shop.fedevel.education
Course content: https://www.phils-lab.net/courses
Free trial of Altium Designer: https://www.altium.com/yt/philslab
Free search engine for the best quality components from Octopart: https://octopart.com/
Learn about Altium 365, the electronics product design platform that unites PCB design, MCAD, data management, and teamwork: https://www.altium.com/altium-365
Patreon: https://www.patreon.com/phils94
[GIT]
https://github.com/pms67
[SOCIAL]
Instagram: https://instagram.com/philslabyt
[LINKS]
FPGA Design Tutorial: https://www.youtube.com/watch?v=msXKWn24TN4
Microcontroller on FPGA: https://www.youtube.com/watch?v=oBV-xA_JDFE
FPGA + DDR PCB Tutorial: https://www.youtube.com/watch?v=5vPeSdU22ns
[TIMESTAMPS]
00:00 Introduction
00:44 Xerxes Rev B Hardware
02:00 Previous Videos
02:25 Altium Designer Free Trial
02:53 PCBWay
03:47 Hardware Overview
06:10 Vivado & MIG
08:06 Choosing Memory Module
10:00 DDR2 Memory Module Schematic
12:31 FPGA Banks
15:37 DDR Pin-Out
17:53 Verify Pin-Out
18:51 Additional Constraints
21:40 Termination & Pull-Down Resistors
22:52 PCB Tips
25:55 Future Video
26:16 Outro
Видео Interfacing FPGAs with DDR Memory - Phil's Lab #115 канала Phil’s Lab
[SUPPORT]
Hardware design courses: https://phils-lab-shop.fedevel.education
Course content: https://www.phils-lab.net/courses
Free trial of Altium Designer: https://www.altium.com/yt/philslab
Free search engine for the best quality components from Octopart: https://octopart.com/
Learn about Altium 365, the electronics product design platform that unites PCB design, MCAD, data management, and teamwork: https://www.altium.com/altium-365
Patreon: https://www.patreon.com/phils94
[GIT]
https://github.com/pms67
[SOCIAL]
Instagram: https://instagram.com/philslabyt
[LINKS]
FPGA Design Tutorial: https://www.youtube.com/watch?v=msXKWn24TN4
Microcontroller on FPGA: https://www.youtube.com/watch?v=oBV-xA_JDFE
FPGA + DDR PCB Tutorial: https://www.youtube.com/watch?v=5vPeSdU22ns
[TIMESTAMPS]
00:00 Introduction
00:44 Xerxes Rev B Hardware
02:00 Previous Videos
02:25 Altium Designer Free Trial
02:53 PCBWay
03:47 Hardware Overview
06:10 Vivado & MIG
08:06 Choosing Memory Module
10:00 DDR2 Memory Module Schematic
12:31 FPGA Banks
15:37 DDR Pin-Out
17:53 Verify Pin-Out
18:51 Additional Constraints
21:40 Termination & Pull-Down Resistors
22:52 PCB Tips
25:55 Future Video
26:16 Outro
Видео Interfacing FPGAs with DDR Memory - Phil's Lab #115 канала Phil’s Lab
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
![Comb Filters & Delay Lines in Software (STM32) - Phil's Lab #124](https://i.ytimg.com/vi/YpbTlZAOmyA/default.jpg)
![How To Read A Datasheet - Phil's Lab #123](https://i.ytimg.com/vi/1EXXqWweTkI/default.jpg)
![RC High-Pass Filters Explained - Phil's Lab #122](https://i.ytimg.com/vi/KZ4ujk8WUtw/default.jpg)
![Series Termination Basics - Phil's Lab #121](https://i.ytimg.com/vi/nYvZ791-VZM/default.jpg)
![How PCBs are Manufactured & Assembled (PCBWay Factory Tour) - Phil's Lab #120](https://i.ytimg.com/vi/KKd_TkJRMAs/default.jpg)
![Parallel Termination Basics - Phil's Lab #119](https://i.ytimg.com/vi/HF-H4iuyBnc/default.jpg)
![RC Low-Pass Filter Deep-Dive - Phil's Lab #118](https://i.ytimg.com/vi/xAuBqK4QsCc/default.jpg)
![DSP Overdrive Algorithm in Software (STM32) - Phil's Lab #117](https://i.ytimg.com/vi/_0ys155xv1Q/default.jpg)
![Zynq Ultrascale+ Hardware Design (Schematic Overview) - Phil's Lab #116](https://i.ytimg.com/vi/kBDV8chrHhY/default.jpg)
![Boost Converter Design & Sizing - Phil's Lab #113](https://i.ytimg.com/vi/qd7qcZnV70o/default.jpg)
![PCB Traces 101 - Phil's Lab #112](https://i.ytimg.com/vi/xEVntmYLARw/default.jpg)
![STM32 Fast Fourier Transform (CMSIS DSP FFT) - Phil's Lab #111](https://i.ytimg.com/vi/d1KvgOwWvkM/default.jpg)
![PCB High-Speed Delay Matching - Phil's Lab #110](https://i.ytimg.com/vi/xdUR3NzXUkc/default.jpg)
![FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109](https://i.ytimg.com/vi/msXKWn24TN4/default.jpg)
![Microcontroller on FPGA (Microblaze, UART, GPIO) - Phil's Lab #108](https://i.ytimg.com/vi/oBV-xA_JDFE/default.jpg)
![M.2 System-on-Module Hardware Design - Phil's Lab #107](https://i.ytimg.com/vi/AA_ls_9YdYk/default.jpg)
![Advanced Digital Hardware Design (Course Release) - Phil's Lab](https://i.ytimg.com/vi/Gv0oaumkzjg/default.jpg)
![Boost Converter PCB Design - Phil's Lab #106](https://i.ytimg.com/vi/1g-D8T65SJU/default.jpg)
![LDO Regulator Hardware Design - Phil's Lab #105](https://i.ytimg.com/vi/_CHY8Z-fSa0/default.jpg)
![USB-C Power Delivery Hardware Design - Phil's Lab #104](https://i.ytimg.com/vi/W13HNsoHj7A/default.jpg)