Xilinx Vivado Artix7 Fpga Microblaze Basic Design using Vivado 2019 CModA7 Vitis SDK
Xilinx Vivado Artix7 Fpga Microblaze Microcontroller Basic Design
Vivado 2019
Board Digilent CModA7-35T
Time required to complete this tutorial on a standard laptop is
Hardware desgn 20 min
Hardware compilation = Synthesis + Implementation + Bitstream 15 min
Software 10 min
Total 45 min
Highlights from Sourcecode
includes
stdio.h platform.h xil_printf.h stdlib.h time.h sys/time.h sys/stat.h
unistd.h fcntl.h unistd.h stdlib.h math.h xgpio.h xparameters.h
XGpio input;
XGpio output; //LEDs
// GPIO_0 -----------------------------------------------------------
// LEDs 2 OUTs
// rgb led
XGpio_Initialize ( &output, XPAR_AXI_GPIO_0_DEVICE_ID );
XGpio_SetDataDirection ( &output, 1, 0x0 );
XGpio_SetDataDirection ( &output, 2, 0x0 );
// GPIO_1 -----------------------------------------------------------
// button
XGpio_Initialize ( &input, XPAR_AXI_GPIO_1_DEVICE_ID );
XGpio_SetDataDirection ( &input, 1, 0x1 );
// Usb input -----------------------------------------------------------
int abc;
if ( !XUartLite_IsReceiveEmpty ( XPAR_UARTLITE_0_BASEADDR ) )
{
abc = XUartLite_RecvByte ( XPAR_UARTLITE_0_BASEADDR );
}
Видео Xilinx Vivado Artix7 Fpga Microblaze Basic Design using Vivado 2019 CModA7 Vitis SDK канала roboyatsu
Vivado 2019
Board Digilent CModA7-35T
Time required to complete this tutorial on a standard laptop is
Hardware desgn 20 min
Hardware compilation = Synthesis + Implementation + Bitstream 15 min
Software 10 min
Total 45 min
Highlights from Sourcecode
includes
stdio.h platform.h xil_printf.h stdlib.h time.h sys/time.h sys/stat.h
unistd.h fcntl.h unistd.h stdlib.h math.h xgpio.h xparameters.h
XGpio input;
XGpio output; //LEDs
// GPIO_0 -----------------------------------------------------------
// LEDs 2 OUTs
// rgb led
XGpio_Initialize ( &output, XPAR_AXI_GPIO_0_DEVICE_ID );
XGpio_SetDataDirection ( &output, 1, 0x0 );
XGpio_SetDataDirection ( &output, 2, 0x0 );
// GPIO_1 -----------------------------------------------------------
// button
XGpio_Initialize ( &input, XPAR_AXI_GPIO_1_DEVICE_ID );
XGpio_SetDataDirection ( &input, 1, 0x1 );
// Usb input -----------------------------------------------------------
int abc;
if ( !XUartLite_IsReceiveEmpty ( XPAR_UARTLITE_0_BASEADDR ) )
{
abc = XUartLite_RecvByte ( XPAR_UARTLITE_0_BASEADDR );
}
Видео Xilinx Vivado Artix7 Fpga Microblaze Basic Design using Vivado 2019 CModA7 Vitis SDK канала roboyatsu
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
Creating your first FPGA design in VivadoHello world video using Xilinx Zynq, Vivado 2020, and VitisLec89 - Demo: Microblaze processor on FPGACreating Bootloader for MicroBlaze to boot from SPI flash on AC701 (Xilinx Artix 7 Evaluation Board)Vivado Custom IP with Memory Mapped I/OVivado ILA DebuggingGetting started with Xilinx Vitis SDK and Vivado 2019.2 using Digilent Arty Z7 Zynq FPGA Armvivado and basys3 getting startedArtix-7 Arty Base Project Part 1: Vivado designZYNQ for beginners: programming and connecting the PS and PL | Part 1Xilinx FPGA booting from QSPI Flash (Bitstream to Flash file using Vivado: RTL program alone)Microblaze Tutorial with Vivado - #01Vitis Beginner Tutorial- Creating GPIO projectDigilent Digital Discovery demo CMODA7In-System Debugging with Vivado Using ILA CoreCreating a Simple MicroBlaze Design in IP IntegratorHow to Program QSPI Flash on ZYNQ | Hardware (HDL) OnlyMeet ARTY, the $99, Artix-7 35T-based Evaluation KitHow to create a Blinking LED on FPGA? | Xilinx FPGA Programming TutorialsBuilding a Hardware and Software Project | Targeting the Zynq ZC702 Evaluation Kit