RISC-V and the CPU Revolution, Yunsup Lee, Samsung Forum
Open source has revolutionized software. Now it is hardware's turn. This talk will present today's chip design economics, introduce the free and open RISC-V instruction set architecture, and describe how RISC-V, open source hardware, and SiFive are changing the chip design strategies for the next billion chips that are being built for IoT, edge computing, machine learning, and artificial intelligence applications.
Dr. Yunsup Lee is the CTO and co-founder of chip startup SiFive, and is the technical committee chair of the RISC-V foundation. Yunsup received his PhD from UC Berkeley, where he co-designed the RISC-V ISA and the first RISC-V microprocessors, including the development of its vector-fetch extensions. Yunsup also holds a MS in Computer Science from UC Berkeley and a BS in Computer Science and Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST).
Видео RISC-V and the CPU Revolution, Yunsup Lee, Samsung Forum канала Samsung Strategy & Innovation Center
Dr. Yunsup Lee is the CTO and co-founder of chip startup SiFive, and is the technical committee chair of the RISC-V foundation. Yunsup received his PhD from UC Berkeley, where he co-designed the RISC-V ISA and the first RISC-V microprocessors, including the development of its vector-fetch extensions. Yunsup also holds a MS in Computer Science from UC Berkeley and a BS in Computer Science and Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST).
Видео RISC-V and the CPU Revolution, Yunsup Lee, Samsung Forum канала Samsung Strategy & Innovation Center
Показать
Комментарии отсутствуют
Информация о видео
4 декабря 2018 г. 2:52:51
00:37:43
Другие видео канала
Krste Asanovic - RISC-V: Instruction Sets Want To Be Free, MeetBSD 2016
The Next Wave with Young Sohn - Building a Company to Grow in Turbulent Times and Beyond
RISC-V: Compliance and forking! (RISC-V part 3)
CPU? GPU? This new ARM chip is BOTH
Life Behind the Tinfoil: A Look at Qubes and Copperhead - Konstantin Ryabitsev, The Linux Foundation
RISC V State of the Union
Tuesday @ 1130 ISA Shootout – a Comparison of RISC V, ARM, and x86 Chris Celio, UC Berkeley V2
The Future of Operating Systems on RISC-V
RISC OS On Raspberry Pi
Design Your Own CPU!!!
Keynote: Designing the Next Billion Chips: How RISC-V is Revolutionizing Hardware
HiFive Unleashed: World's First Multi-Core RISC-V Linux Dev Board
MeganWachs - Keynote RISC-V and FPGAs: Open Source Hardware Hacking
Building Your Own RISC-V CPU With SiFive
Intel is in serious trouble. ARM is the Future.
Instruction Sets Want To Be Free: A Case for RISC-V
Embedded FreeBSD on a five-core RISC-V processor using LLVM How hard can it be?
Part I: An Introduction to the RISC-V Architecture
Arm vs x86 - Key Differences Explained
Bit by bit - How to fit 8 RISC V cores in a $38 FPGA board