DAC 2019 Demo - Aldec and Silvaco Mixed Signal Simulation
Aldec and Silvaco continue their efforts to provide robust mixed-signal solution based on high-performance tools such as Riviera-PRO Advanced Verification Platform and SmartSpice Parallel SPICE Circuit Simulator. The demo will show mixed-signal simulation and debug capabilities. We will show how the digital and analog domains can communicate and how user can obtain results of Verilog-AMS and Verilog-D co-simulation in Riviera-PRO user interface. Users can view the co-simulation results using Riviera-PRO Advanced Waveform Viewer and debug using Riviera-PRO debugging features such as X-trace, Advanced Data-flow, Code Coverage Collector.
Видео DAC 2019 Demo - Aldec and Silvaco Mixed Signal Simulation канала aldecinc
Видео DAC 2019 Demo - Aldec and Silvaco Mixed Signal Simulation канала aldecinc
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
![Active-HDL™ (v9.2) - 6.2 Customizing & Integration: Vivado TCL store Integration](https://i.ytimg.com/vi/tIwVI697g3g/default.jpg)
![Active-HDL™ (v9.2) - 1.1 Basics: Workspace](https://i.ytimg.com/vi/0yyooq4cUUA/default.jpg)
![ALDEC DEMO - HDL Linting for RISC V Cores](https://i.ytimg.com/vi/TYjCFia2J1E/default.jpg)
![1.8 - Active-HDL™ (v13.1) Basics: Traceability](https://i.ytimg.com/vi/qpNgQB-4E48/default.jpg)
![How to Use HES-DVM on the AWS Cloud for Multi-FPGA Design Partitioning and Prototyping](https://i.ytimg.com/vi/egYZ9qvdZ9U/default.jpg)
![ALINT-PRO™ 1.7 Basics: Schematic Cross-Probing for Netlist Issues](https://i.ytimg.com/vi/nTKVKmX1eio/default.jpg)
![How to Connect Partition's Logical Connections on Multi-FPGA Prototyping Board Using HES-DVM on AWS](https://i.ytimg.com/vi/ceUDGeGJ-S0/default.jpg)
![1.0 Riviera-PRO™ Overview: Advanced Verification Platform](https://i.ytimg.com/vi/Lqv6h-FfibU/default.jpg)
![Active-HDL™ (v9.2) - 4.3 Debugging: X-trace](https://i.ytimg.com/vi/mWD2rm79wLY/default.jpg)
![Aldec at DAC 2023](https://i.ytimg.com/vi/lSUO04uQs_0/default.jpg)
![DAC 2019 Demo - Advanced UVM Tools in Riviera PRO](https://i.ytimg.com/vi/7L4_VYeTNh8/default.jpg)
![1.7 - Active-HDL™ (v13.1) Basics: Compilation and Simulation](https://i.ytimg.com/vi/BmU8LOJlkI4/default.jpg)
![ALINT-PRO™ 1.2 Basics: Importing and Running Other Designs](https://i.ytimg.com/vi/2GF5Ap_VK_g/default.jpg)
![Active-HDL™ (v9.2) - 5.1B Coverage: Code Coverage](https://i.ytimg.com/vi/znuu7J1qip4/default.jpg)
![Riviera-PRO 3.3 Interfacing: QEMU Co-Simulation with Riviera-PRO](https://i.ytimg.com/vi/bL2O8fiZX98/default.jpg)
![2.1 - Active-HDL™ (v13.1) Debugging: Introduction to Debugging](https://i.ytimg.com/vi/E8mMnqlHfa4/default.jpg)
![FPGA-based Implementation of ADAS Bird’s Eye View](https://i.ytimg.com/vi/Kdl7M0siv7g/default.jpg)
![ALDEC DEMO - Integrated UVM Environment for Verifying Adding Custom Instructions to RISC V Cores](https://i.ytimg.com/vi/-2xYmmOUJh0/default.jpg)
![ALINT-PRO™ 4.1 Constraints: Block-Level Design Constraints](https://i.ytimg.com/vi/J2uYIFk3JBo/default.jpg)
![ALINT Phase-Based Linting](https://i.ytimg.com/vi/d-FB5t8ziak/default.jpg)