Загрузка страницы

[#18] Full digital Class-D amplifier with FPGA (by using a multibit sigma-delta noiseshaper)

In this video I explain you another Class-D amplifier topology - the full digital Class-D amplifier. This concept is used widely in many (full integrated low-power) Class-D amplifiers with different modifications - but the general concept stays always more or less the same.
The incoming (digital) audiostream is modulated directly into a PWM without using any analog blocks.

I explain you how the internal processing blocks are working and I show you a real-life FPGA implementation with listening tests.

0:29:11 - Checking the PWM signals with a scope
0:30:35 - Test setup
0:31:54 - Noise test
0:32:39 - Test with music (with noiseshaper enabled / disabled)

You can find the whole project (including documentation) on my Github repository to download:
https://github.com/YetAnotherElectronicsChannel/FPGA-Class-D-Amplifier

This video is actually intended as a follow-up to video #12 where I presented a fully analog PWM Class-D amplifier concept.
See other videos of my channel:

Analog discrete PWM Class-D amplifier:
https://youtu.be/24sBtnnjK34

How to use the ADAU1701 DSP and SigmaStudio?
https://youtu.be/AqLGvlHuUfM

How to use the ARM CMSIS DSP Library on STM32?
https://youtu.be/vCcALaGNlyw

Видео [#18] Full digital Class-D amplifier with FPGA (by using a multibit sigma-delta noiseshaper) канала YetAnotherElectronicsChannel
Показать
Комментарии отсутствуют
Введите заголовок:

Введите адрес ссылки:

Введите адрес видео с YouTube:

Зарегистрируйтесь или войдите с
Информация о видео
30 мая 2020 г. 2:39:07
00:35:11
Яндекс.Метрика