OVI: The Open Vector Interface - Roger Espasa & Alberto Moreno, SemiDynamics
OVI: The Open Vector Interface - Roger Espasa & Alberto Moreno, SemiDynamics
OVI is an open protocol to connect a RISC-V core with a loosely coupled vector unit compliant to the RISC-V vector specification. OVI has been used to connect the Avispado core from SemiDynamics to the Vitriuvius vector unit from the Barcelona Supercomputing Center. In this talk we will cover the details of the protocol and explain how it can enable a quicker implementation of a RISC-V compliant vector unit with custom extensions.
For more info about RISC-V, a free and open ISA enabling a new era of processor innovation through open standard collaboration, see: https://riscv.org/
Видео OVI: The Open Vector Interface - Roger Espasa & Alberto Moreno, SemiDynamics канала RISC-V International
OVI is an open protocol to connect a RISC-V core with a loosely coupled vector unit compliant to the RISC-V vector specification. OVI has been used to connect the Avispado core from SemiDynamics to the Vitriuvius vector unit from the Barcelona Supercomputing Center. In this talk we will cover the details of the protocol and explain how it can enable a quicker implementation of a RISC-V compliant vector unit with custom extensions.
For more info about RISC-V, a free and open ISA enabling a new era of processor innovation through open standard collaboration, see: https://riscv.org/
Видео OVI: The Open Vector Interface - Roger Espasa & Alberto Moreno, SemiDynamics канала RISC-V International
Показать
Комментарии отсутствуют
Информация о видео
Другие видео канала
RISC-V Vector Sail Model and Test Generation - Yifei Zhu & Xi Wang, RIOS Lab & Tsinghua UniversityRISC-V General Membership Meeting (Open to all RISC-V Members)Imperas Interview - RISC-V at embedded world 2022RISC-V processor IP product line, Alexander Kozlov, CloudBEARRISC-V Summit 2019: 28 Open Source Verification Platform for RISC V ProcessorsProcessor Trace in a Holistic WorldMethodologies Behind the World's First RISC-V-based SSD ControllerKeynote: Scaling is Failing - Dr. Ron Black, CEO, CodasipRISC-V Summit 2019: 49 SweRV Cores RoadmapOpen Hours August 10, 2022RISC-V Foundation Founding Members July 2016RISC-V International Security Overview - Helena Handschuh, Rambus Inc.Continuous Innovation in Embedded RISC-V Processors - Drew Barbier, SiFiveWhat I wish I knew then, that I know now... - Jeff Scheel, RISC-V InternationalTech Talk with Antmicro: Building your world out of blocks with Renode and LiteXUnveiling the SweRV Core EH3 - Zvonimir Bandic, Western DigitalSiFive Vector Processor Portfolio - Andrew Frame, SiFiveCore V Industrial Grade open source RISC V coresOptimize Your Industrial IoT Application in Every Dimension - Shawn Prestridge, IAR Systems Inc.RISC-V Summit 2019: 15 System Level Security Verification of RISC V Based SoCs